AiP24C02 I²C Serial EEPROM

Product Specification

Specification Revision History:

Version	Data	Description
2016-10-A1	2016-10	New made
2024-03-B1	2024-03	Update the template

Address: Building B4,NO.777,Jianzhu Road,Binhu District,Wuxi City,Jiangsu Province 1/ 20 http://www.i-core. cn P.C.: 214072 VER: 2024-03-B1

Contents

1. General Description	4
2、Block Diagram And Pin Description	6
2.1、Block Diagram	6
2.2、Pin Configurations	6
2.3、Pin Description	7
3、Electrical Parameter	
3.1、Absolute Maximum Ratings	7
3.2、Electrical Characteristics	8
3.2.1、DC Characteristics	
3.2.2、AC Characteristics	
4. Function Description	10
4.1. Device Operation	10
4.1.1 Clock and data transitions	10
4.1.2、Start Condition	10
4.1.3 Stop Condition	11
4.1.4、Acknowledge	
4.1.5 Standby Mode	11
4.1.6、Memory Reset	11
4.1.7、SERIAL	11
4.2、Device Addressing	13
4.3、Write Operation	13
4.3.1 Syte Write:	13
4.3.2 Page Write	14
4.3.3 Acknowledge Polling	14
4.4、Read Operations	14
4.4.1、Current Address Read	14
4.4.2、Random Address Read	15
4.4.3 Sequential Read	16
5. Package Information	17
5.1、DIP8	17
5.2、SOP8	18



4	5.3、TSSOP8	19
6,	Statements And Notes	20
(6.1. The name and content of Hazardous substances or Elements in the product	. 20
í	62. Notes	20



Tab: 835-12-B5

1, General Description

AiP24C02 provides 2048 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 256 words of 8 bits each. Inside is divided into 32 pages, each page 8 bytes,, Fully I²C Bus Compatible, A random word address need a 8 bits of data word The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential.

Features:

- Write Protect Pin for Hardware Data Protection
- Wide Voltage Operation: 1.8V to 5.5V
- Internally Organized:256×8(2K)
- Two-wire Serial Interface
- Schmitt Trigger Inputs for Noise Suppression
- Bidirectional data transfer protocol
- 100KHZ(1.8V) and 400KHZ(2.7V~5V) Compatibility
- 8-byte Page(2K)
- Partial page writes allowed
- Self-timed write cycle(5ms max)
- High-reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- Automatic a wider temperature range
- Multiple package options:DIP8, SOP8, TSSOP8





Tab: 835-12-B5

Ordering Information:

Tube packing specifications:

Part number	Packaging form	Marking code	Tube quantity	Boxed tube quantity	Boxed quantity	Notes
AiP24C02DA8.TB	DIP8	AiP24C02	50 PCS/tube	40 tube/box	2000 PCS/box	Dimensions of plastic enclosure: 9.2mm×6.4mm Pin spacing: 2.54mm
AiP24C02SA8.TB	SOP8	AiP24C02	100 PCS/tube	100 tube/box	10000 PCS/box	Dimensions of plastic enclosure: 4.9mm×3.9mm Pin spacing: 1.27mm
AiP24C02TB8.TB	TSSOP8	24C02	100 PCS/tube	200 tube/box	20000 PCS/box	Dimensions of plastic enclosure: 4.4mm×3.0mm Pin spacing: 0.65mm

Reel packing specifications:

Part number	Packaging form	Marking code	Reel quantity	Boxed reel quantity	Notes
AiP24C02SA8.TR	SOP8	AiP24C02	4000PCS/reel	8000PCS/box	Dimensions of plastic enclosure: 4.9mm×3.9mm Pin spacing:1.27mm
AiP24C02TB8.TR	TSSOP8	24C02	5000PCS/reel	10000PCS/box	Dimensions of plastic enclosure: 4.4mm×3.0mm Pin spacing: 0.65mm

Note: If the physical information is inconsistent with the ordering information, please refer to the actual product.

Address: Building B4,NO.777,Jianzhu Road,Binhu District,Wuxi City,Jiangsu Province 5/ 20 http://www.i-core. cn P.C.: 214072 VER: 2024-03-B1



Tab: 835-12-B5

2, Block Diagram And Pin Description

2.1 Block Diagram




Fig.1 Block Diagram

2.2. Pin Configurations




Fig.2 Pin configuration

Address: Building B4,NO.777,Jianzhu Road,Binhu District,Wuxi City,Jiangsu Province

6/ 20

http://www.i-core. cn

P.C.: 214072

VER: 2024-03-B1



Tab: 835-12-B5

2.3 Pin Description

Pin name	Symbol	Description			
1	A0	The A2, A1 and A0 pins are device address inputs that are hard wired f			
2	A1		eight 2K devices may be addressed on a single ssing is discussed in detail under the Device		
3	A2	Addressing section).			
4	GND	Circuit ground pin.			
5	SDA	The SDA pin is bidirectional for serial data transfer. This pin is open-drain and may be wire-Ored with any number of other open-drain or open-collector devices.			
6	SCL		The SCL input is used to position edge clock data into each EEPROM device and negation edge clock data out of each device.		
7	WP	Write protect.:The WP pin that provides hardware data protection. Th WP pin allows normal read/write operations when connected to groun (GND). When the WP pin is connected to VCC, the write protectio feature is enabled and read only.			
		WP Pin status	Part of the Array Protected		
		At VCC	Full(2K)		
		At GND	Normal Read/Write Operations		
8	VCC	Positive supply voltage			

3, Electrical Parameter

3.1. Absolute Maximum Ratings

(T_{amb}=25°C, unless otherwise specified)

Characteristic	Symbol	Con	nditions	Value	Unit
Power Supply Voltage	VCC		-	6.25(max)	V
DC output current	I		-	5.0	mA
Any pins relatively voltage	V		-	-1.0 to +7.0	V
Input/output capacitance(SDA)	C _{I/O}	T _{amb} =25°C, f=1.0MHz, VCC=+1.8V,V _{I/O} =0V,note 1		8(max)	pF
Input capacitance (A0,A1,A2,SCL)	C_{IN}		T _{amb} =25°C, f=1.0MHz, VCC=+1.8V,V _{IN} =0V,note 1		pF
Operating ambient temperature	T _{amb}		-		°C
storage temperature	T_{stg}	-		-65 to +150	°C
Saldaring Tamparatura	$T_{ m L}$	10s	DIP	250	°C
Soldering Temperature	1L	108	SOP/TSSOP	260	

Note:

- 1. The characteristic values of these parameters is not 100% measured values.
- 2.Device more than limit the scope of use can lead to device permanently damaged, the scope is the main scope,not including other not mentioned for a long time in a value will influence on the reliability of the device.

Tab: 835-12-B5

3.2, Electrical Characteristics

3.2.1, DC Characteristics

(T_{amb}=-40 to +85°C, VCC=+1.8 to +5.5V, unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Supply voltage	VCC	-	1.8	-	5.5	V
Supply current	I_{CCR}	VCC=5.0V, Read at 100kHz	-	0.4	1.0	mA
Supply current	I_{CCW}	VCC=5.0V, Write at 100kHz	-	2.0	3.0	mA
Standby current	I_{SB1}	VCC=1.8V, V _{IN} =VCC or VSS	-	0.6	3.0	uA
Standby current	I_{SB2}	VCC=2.7V, V _{IN} =VCC or VSS	-	1.6	4.0	uA
Standby current	I_{SB3}	VCC=5.0V, V _{IN} =VCC or VSS	-	8.0	18.0	uA
Input leakage current	${ m I_{LI}}$	V _{IN} =VCC or VSS	-	0.10	3.0	uA
Output leakage current	I_{LO}	V _{OUT} =VCC or VSS	·	0.05	3.0	uA
Input low level	$ m V_{IL}$	-	-0.6	-	0.3VCC	V
Input high level	V_{IH}	-	0.7VCC	-	VCC+0.3	V
Output low level	V_{OL2}	I _{OL} =2.1mA, VCC=3.0V	-	-	0.4	V
Output low level	V_{OL1}	I _{OL} =0.15mA, VCC=1.8V	-	-	0.2	V

Note: $V_{\rm IL}$ min and $V_{\rm IH}$ max are reference only and not tested.

3.2.2, AC Characteristics

((T_{amb}=-40 to +85°C, VCC=+1.8V to +5.5V, C_L=1TTL Gate and 100pF, unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
Cl. I.E		VCC=1.8V	-	-	100		
Clock Frequency, SCL	$f_{ m SCL}$	VCC=2.7V	-	-	400	kHz	
SCL		VCC=5.0V	-	-	400		
		VCC=1.8V	4.7	-	-		
Clock Pulse Width Low	t_{LOW}	VCC=2.7V	1.2	-	-	us	
Low		VCC=5.0V	1.2	-	-		
		VCC=1.8V	4.0	-	-		
Clock Pulse Width High	t_{HIGH}	VCC=2.7V	0.6	-	-	us	
Tilgii		VCC=5.0V	0.6	-	-		
M : 0	t _I	VCC=1.8V	-	-	100	ns	
Noise Suppression Time		VCC=2.7V	-	-	50		
Time		VCC=5.0V	-	-	50		
Cl. 1 I D.		VCC=1.8V	0.1	-	4.5		
Clock Low to Data Out Valid	t_{AA}	VCC=2.7V	0.1	-	0.9	us	
Out valid		VCC=5.0V	0.1	-	0.9		
Time the bus must be		VCC=1.8V	4.7	-	-		
free before a new	$t_{ m BUF}$	VCC=2.7V	1.2	-	-	us	
transmission can start		VCC=5.0V	1.2	-	-		
		VCC=1.8V	4.0	-	-		
Start Hold Time	$t_{ m HD.STA}$	VCC=2.7V	0.6	-	-	us	
		VCC=5.0V	0.6	-	-		
Start Setup Time	$t_{ m SU.STA}$	VCC=1.8V	4.7	-	-	us	

Address: Building B4,NO.777,Jianzhu Road,Binhu District,Wuxi City,Jiangsu Province http://www.i-core. cn P.C.: 214072

VER: 2024-03-B1

8/20



		VCC=2.7V		0.6	-	-		
		VCC=5.0V		0.6	-	-		
		VCC=	=1.8V	0	-	-		
Data In Hold Time	$t_{ m HD.D}$	VCC=	=2.7V	0	-	-	us	
		VCC=	=5.0V	0	-	-		
		VCC=	=1.8V	200	-	-		
Data In Setup Time	$t_{ m SU.D}$	VCC=	=2.7V	100	-	-	ns	
		VCC=	=5.0V	100	-	-		
		VCC=	=1.8V	-	-	1.0		
Inputs Rise Time	t_R	VCC=	=2.7V	-	-	0.3	us	
		VCC=	=5.0V	-	-	0.3		
	t_{F}	VCC=1.8V		-	-	300		
Inputs Fall Time		VCC=	=2.7V	-	-	300	ns	
		VCC=5.0V				300		
		VCC=	=1.8V	4.7	-			
Stop Setup Time	$t_{SU.STO}$	VCC=2.7V		0.6	-	-	us	
		VCC=5.0V		0.6	-	-		
		VCC=	=1.8V	100	-	-		
Data Out Hold Time	t_{DH}	VCC=	=2.7V	50	- \	-	ns	
		VCC=5.0V		50	-	-		
		VCC=	=1.8V	-	-	5		
Write Cycle Time	t_{WR}	VCC=	=2.7V	-	-	5	ms	
		VCC=5.0V		7	-	5		
		MOG 5 OM	VCC=1.8V	100M	-	-		
Byte mode	endurance	VCC=5.0V T _{amb} =25°C	VCC=2.7V	100M	-	-	Write	
		1 amb - 25 C	VCC=5.0V	100M		-	cycles	

Note: This parameter is characterized



Address: Building B4,NO.777,Jianzhu Road,Binhu District,Wuxi City,Jiangsu Province http://www.i-core. cn P.C.: 214072

VER: 2024-03-B1


Tab: 835-12-B5

4. Function Description

4.1. Device Operation

4.1.1 Clock and data transitions

The SDA pin is normally pulled high with an external device .Data on the SDA pin may change only during SCL low time periods(see figure 3). Data changes during SCL high periods will indicate a start or stop condition as defined below.



Data validity Fig.3

4.1.2, Start Condition

A high-to-low transition of SDA with SCL high is a start condition which must precede any other command, see Figure 4.




Fig.4 Start and Stop Definition

4.1.3, Stop Condition

A low -to-low transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode, see Figure 4.

4.1.4, Acknowledge

All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word, this happens during the ninth clock cycle.

4.1.5 Standby Mode

The AiP24C02 features a low-power standby mode which is enabled:(a)upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations.

4.1.6, Memory Reset

After an interruption in protocol, power loss or system reset, any 2-wire part can be reset by following these steps:

- 1. Clock up to 9 cycles.
- 2. Look for SDA high in each cycle while SCL is high.
- 3. Create a start condition while SCL is high.

4.1.7, **SERIAL**






Fig.5 Bus Timing





Note: The cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of internal clear/write cycle.





Output Acknowledge



Tab: 835-12-B5

4.2. Device Addressing

The EEPROM devices all require an 8-bit device address word following a start condition to enable the chip for a read or write operation, shown in the following table.

MSB							LSB
1	0	1	0	A2	A1	A0	R/W

The device address word consists of a mandatory "1", "0" sequence for the first four most significant bits as shown.

The next 3 bits are the A2, A1 and A0 device address bits.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a "0". If a compare is not made, the chip will return to a standby state.

4.3 Write Operation

4.3.1 Nyte Write:

A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0" and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete, see Figure 8.




Fig.8 Byte Write

Tab: 835-12-B5

4.3.2, Page Write

The AiP24C02 device is capable of an 8-byte page write. A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 7 more data words. The EEPROM will respond with a "0" after each data word received.

The microcontroller must terminate the page write sequence with a stop condition, see Figure 9.




Fig.9 Page Write

The data word address lower 3 bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 8 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

4.3.3 Acknowledge Polling

Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read or write sequence to continue.

4.4、Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: current address read, random address read and sequential read.

4.4.1, Current Address Read

The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.

Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond

with an input "0" but does generate a following stop condition, see Figure 10.




Fig. 10 Current Address Read

4.4.2 Random Address Read

A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition ,see Figure 11.




Fig.11 Random Address Read

Address: Building B4,NO.777,Jianzhu Road,Binhu District,Wuxi City,Jiangsu Province 15/20 http://www.i-core. cn P.C.: 214072 VER: 2024-03-B1



Tab: 835-12-B5

4.4.3, Sequential Read

Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledgement. As long as the EEPROM receives an acknowledgement, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition,see Figure 12.




Fig12. Sequential Read

Address: Building B4,NO.777,Jianzhu Road,Binhu District,Wuxi City,Jiangsu Province

16/ 20

http://www.i-core. cn


P.C.: 214072

VER: 2024-03-B1



5. Package Information

5.1、DIP8




2023/12/A	Dimensions In Millimeter			
Symbol	Min	Max		
A	3.00	3.60		
b	0.36	0.56		
c	0.20	0.36		
D	9.00	9.45		
Е	6.15	6.60		
e	2.5	54		
eA	7.62	9.30		
L	3.00	_		


17/ 20 VER: 2024-03-B1



5.2, SOP8









2023/12/A	Dimensions In Millimeters						
Symbol	Min.	Max.					
A	1.35	1.80					
A1	0.05	0.25					
A2	1.25	1.55					
D	4.70	5.10					
Е	5.80	6.30					
E1	3.70	4.10					
b	0.306	0.51					
С	0.19	0.25					
e	1.27						
L	0.40	0.89					
θ	0°	8°					





Tab: 835-12-B5

5.3、TSSOP8











Tab: 835-12-B5

6. Statements And Notes

6.1. The name and content of Hazardous substances or Elements in the product

	Hazardous substances or Elements										
Part name	Lead and lead compou nds	Mercur y and mercur y compo unds	Cadm ium and cadmi um comp ounds	Hexaval ent chromiu m compoun ds	Polybro minated biphenyl s	Polybro minate d biphen yl ethers	Dibutyl phthala te	Butylbe nzyl phthala te	Di-2-et hylhex yl phthala te	Diisobu tyl phthala te	
Lead frame	0	0	0	0	0	0	0	0	0	0	
Plastic resin	0	0	0	0	0	0	0	0	0	0	
Chip	0	0	0	0	0	0	0	0	0	0	
The lead	0	0	0	0	0	0	0	0	0	0	
Plastic sheet installed	0	0	0	0	0	0	0	0	0	0	
explanatio n	O: Indicates that the content of hazardous substances or elements in the detection limit of the following the SJ/T11363-2006 standard. X: Indicates that the content of hazardous substances or elements exceeding the SJ/T11363-2006 Standard limit requirements.										

6.2. Notes

We recommend you to read this chapter carefully before using this product.

The information in this chapter is provided for reference only and i-Core disclaims any express or implied warranties, including but not limited to applicability, special application or non-infringement of third party rights.

This product is not suitable for critical equipment such as life-saving, life-sustaining or safety equipment. It is also not suitable for applications that may result in personal injury, death, or serious property or environmental damage due to product malfunction or failure. I-Core will not be liable for any damages incurred by the customers at their own risk for such applications.

The customer is responsible for conducting all necessary tests i-Core's application to avoid failure in the application or the application of the customer's third party users. I-Core does not accept any liability.

The Company reserves the right to change or improve the information published in this chapter at any time. The information in this chapter are subject to change without notice. We recommend the customer to consult our sales staff before purchasing.

Please obtain related materials form i-Core's regular channels and we are not responsible for its content if it is provided by sources other than our company.

In case of any conflict between the Chinese and English version, the version is subject to the Chinese one.