



Tab: 835-12-B5

# AiP24C256 I2C Serial EEPROM

# **Product** Specification

### **Specification Revision History:**

Version	Data	Description
2022-08-A1	2022-08	New-made
2023-02-B1	2023-02	Update the template
2024-04-B2	2024-04	Modify the content



Tab: 835-12-B5

# **Contents**

1. General Description	4
2、Block Diagram And Pin Description	6
2.1、Block Diagram	6
2.2、Pin Configurations	6
2.3、Pin Description	7
3、Electrical Parameter	
3.1、Absolute Maximum Ratings	7
3.2、Electrical Characteristics	8
3.2.1、 DC Characteristics	
3.2.2 AC Characteristics	8
4. Function Description	10
4.1. Device Operation	
4.1.1 Data Input	
4.1.2、Start Condition	10
4.1.3 Stop Condition	10
4.1.4、Acknowledge (ACK)	
4.1.5 Standby Mode	10
4.1.6 Soft Reset	11
4.1.7. Bus Timing(see to Figure 5)	11
4.1.8 Write Cycle Timing(see to Figure 6)	11
4.1.9、Output Response(see to Figure 7)	12
4.2. Device Addressing	12
4.3、Write Operations	13
4.3.1、Byte Write	13
4.3.2 Page Write	13
4.3.3 Acknowledge Polling	14
4.3.4、Write Identification Page	14
4.3.5 Lock Identification Page	14
4.4、Read Operations	14
4.4.1、Current Address Read	14
4.4.2 Random Read	15



Tab: 835-12-B5

	4.4.3 Sequential Read	
	4.4.4、Read Identification Page	16
	4.4.5、Read Lock State	17
5、Pa	ckage Information	18
5.1	DIP8	18
5.2	SOP8	19
5.3	TSSOP8	20
6. Sta	atements And Notes	21
6.1	The name and content of Hazardous substances or Elements in the product	21
6.2	Notes	21




Tab: 835-12-B5

### 1, General Description

AiP24C256 is a 256-Kbit serial EEPROM (Electrically Erasable Programmable Memory) device. It contains a memory array of 32768 × 8bits, which is organized in 64-byte per page. The device features I<sup>2</sup>C interface, it is used in low-voltage and low-power systems.

#### **Features:**

- Write protection pin provides hardware data protection
- Wide Operating voltage range 1.8V to 5.5V
- Internal structure of memory: 32768×8(256K)
- 2-line serial interface
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- Bidirectional data propagation protocols
- Clock range: 400 kHz(1.8V to 2.5V) and 1MHz(2.5V to 5.5V)
- 64 byte Page Write Modes
- Partial Page Writes Allowed
- Additional write lock page
- Self-timed Write Cycle (5ms maximum)





Tab: 835-12-B5

### **Ordering Information:**

### **Tube packing specifications:**

Part number	Packaging form	Marking code	Tube quantity	Boxed tube quantity	Boxed quantity	Notes
AiP24C256DA8.TB	DIP8	AiP24C256	50 PCS/tube	40 tube/box	2000 PCS/box	Dimensions of plastic enclosure: 9.2mm×6.4mm Pin spacing: 2.54mm
AiP24C256SA8.TB	SOP8	AiP24C256	100 PCS/tube	100 tube/box	10000 PCS/box	Dimensions of plastic enclosure: 4.9mm×3.9mm Pin spacing: 1.27mm
AiP24C256TB8.TB	TSSOP8	24C256	100 PCS/tube	200 tube/box	20000 PCS/box	Dimensions of plastic enclosure: 4.4mm×3.0mm Pin spacing: 0.65mm

### **Reel packing specifications:**

Part number	Packaging form	Marking code	Reel quantity	Boxed reel quantity	Notes
AiP24C256SA8.TR	SOP8	AiP24C256	4000PCS/reel	8000PCS/box	Dimensions of plastic enclosure: 4.9mm×3.9mm Pin spacing:1.27mm
AiP24C256TB8.TR	TSSOP8	24C256	5000PCS/reel	10000PCS/box	Dimensions of plastic enclosure: 4.4mm×3.0mm Pin spacing:0.65mm

Note: If the physical information is inconsistent with the ordering information, please refer to the actual product.


Address: Building B4,NO.777,Jianzhu Road,Binhu District,Wuxi City,Jiangsu Province 5/21 http://www.i-core.cn P.C.: 214072 VER: 2024-04-B2




Tab: 835-12-B5

### 2, Block Diagram And Pin Description

### 2.1 Nock Diagram



### 2.2. Pin Configurations



Address: Building B4,NO.777,Jianzhu Road,Binhu District,Wuxi City,Jiangsu Province

6/ 21

http://www.i-core. cn

P.C.: 214072

VER: 2024-04-B2



Tab: 835-12-B5

### 2.3 Pin Description

Pin No.	Pin Name	Description					
1	A0	Device Address Input:	Device Address Input:				
2	A1		ss inputs. Generally, pins A2, A1 and				
3	A2		ng, and a total of 8 devices can be these pins are left floating, pins A2, ID internally.				
4	GND	Ground					
5	SDA		ta propagation. This pin is open-drain operated with any number of other				
6	SCL						
7	WP		data protection. Normal read/write connected to ground. Write protection o VCC.  Parts of Write Protection  All (256K)  Normal read/write operation				
8	Vcc	Power	2. seliai rona mito operation				

### 3, Electrical Parameter

### 3.1. Absolute Maximum Ratings

(T<sub>amb</sub>=25°C, All voltage referenced to GND, unless otherwise specified)

Characteristic	Symbol	Co	onditions	Value	Unit
Power Supply Voltage	Vcc		-	6.25	V
Voltage on Any Pin with Respect to Ground	V		-	-1.0 to +7.0	V
DC Output Current	I		-	5.0	mA
Input/Output Capacitance (SDA)	$C_{\rm I/O}$		°C, f=1.0MHz, 7 <sub>I/O</sub> =GND, Note 1	8	pF
Input Capacitance (A0, A1, A2, SCL)	C <sub>IN</sub>		°C, f=1.0MHz, 7 <sub>I/O</sub> =GND, Note 1	6	pF
Operating Temperature	$T_{amb}$		-	-40 to +85	°C
Storage Temperature	$T_{stg}$	-		-65 to +150	°C
Soldering Temperature	$T_{\rm L}$	10s	DIP	250	°C
Soldering Temperature	ı L	103	SOP/TSSOP	260	

### Notes:

[2]Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

<sup>[1]</sup> This parameter is ensured by characterization not 100% tested



Tab: 835-12-B5

### 3.2, Electrical Characteristics

### 3.2.1, DC Characteristics

 $(T_{amb}=-40$ °C to +85°C,  $V_{CC}=+1.8V$  to +5.5V, unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply Voltage	$V_{CC}$	1	1.8	-	5.5	V
Standby Current	Isb	$Vcc=3.3V$ , $T_{amb}=85$ °C	-	-	1.0	uA
Standby Current	180	Vcc=5.5V, T <sub>amb</sub> =85°C	-	-	3.0	uA
Supply Current	$I_{CC1}$	Vcc=5.5V, Read at 400Khz	-	-	1.0	mA
Supply Current	$I_{CC2}$	Vcc=5.5V,Write at 400Khz	-	-	2.0	mA
Input Leakage Current	$I_{LI}$	$V_{IN}=V_{CC}$ or GND	-	0.10	1.0	uA
Output Leakage Current	$I_{LO}$	$V_{OUT}=V_{CC}$ or GND	-	0.05	1.0	uA
Input Low Level <sup>(1)</sup>	$V_{ m IL}$	-	-0.6	-	$0.3V_{CC}$	V
Input High Level <sup>(1)</sup>	$V_{\mathrm{IH}}$	1	$0.7V_{CC}$	-	V <sub>CC</sub> +0.5	V
Output Low Level	$V_{OL1}$	$I_{OL}$ =2.1mA, $V_{CC}$ =3.0V			0.2	V
Output Low Level	$V_{OL2}$	I <sub>OL</sub> =1.5mA, V <sub>CC</sub> =1.8V	-	-	0.4	V

Notes: [1]  $V_{IL}$ (min.) and  $V_{IH}$ (max.) are ensured by characterization not 100% tested.

### 3.2.2, AC Characteristics

(Unless otherwise specified,  $V_{CC}$ =1.8V to 5.5V,  $T_{amb}$ =-40°C to +85°C,  $C_L$ =100pF)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
Cl. I.F.		V <sub>CC</sub> =1.8V	7	-	400		
Clock Frequency, SCL	$f_{SCL}$	V <sub>CC</sub> =2.7V	-	-	1000	kHz	
SCL		V <sub>CC</sub> =5.0V	-	-	1000		
Clasta Datas Widdle		$V_{CC}=1.8V$	1.3	-	ı		
Clock Pulse Width Low	$t_{ m LOW}$	$V_{CC}=2.7V$	0.4	-	-	us	
Low		$V_{CC}=5.0V$	0.4	-	-		
Clock Pulse Width		$V_{CC}=1.8V$	0.6	-	-		
High	t <sub>HIGH</sub>	$V_{CC}=2.7V$	0.4	-	-	us	
Ingii		V <sub>CC</sub> =5.0V	0.4	-	-		
Noiga Cumpraggian		V <sub>CC</sub> =1.8V	-	-	100		
Noise Suppression Time	$t_{\mathrm{I}}$	V <sub>CC</sub> =2.7V	-	-	50	us	
Time		$V_{CC}=5.0V$	-	-	50		
Clask Law to Data	t <sub>AA</sub>	$V_{CC}=1.8V$	0.05	-	0.9		
Clock Low to Data Out Valid		V <sub>CC</sub> =2.7V	0.05	-	0.55		
Out vand		$V_{CC}=5.0V$	0.05	-	0.55		
Time the bus must be		$V_{CC}=1.8V$	1.3	-	-		
free before a new	$t_{ m BUF}$	V <sub>CC</sub> =2.7V	0.5	-	-	us	
transmission can start	ъ	V <sub>CC</sub> =5.0V	0.5	-	-	•••	
		$V_{CC}=1.8V$	0.6	-	-	us	
Start Hold Time	$t_{HD.STA}$	V <sub>CC</sub> =2.7V	0.25	-	ı		
		$V_{CC}=5.0V$	0.25	-	-		
Start Setup Time	$t_{SU.STA}$	$V_{CC}=1.8V$	0.6	-	-	us	

Address: Building B4,NO.777,Jianzhu Road,Binhu District,Wuxi City,Jiangsu Province http://www.i-core. cn P.C.: 214072



Tab: 835-12-B5

		$V_{CC}=2.7V$	0.25	-	-	
		$V_{CC}=5.0V$	0.25	-	1	
		$V_{CC}=1.8V$	0	-	1	
Data In Hold Time	$t_{ m HD.D}$	$V_{CC}=2.7V$	0	-	1	us
		$V_{CC}=5.0V$	0	-	-	
		V <sub>CC</sub> =1.8V	100	-	-	
Data In Setup Time	$t_{ m SU.D}$	$V_{CC}=2.7V$	100	-	ı	ns
		$V_{CC}=5.0V$	100	-	ı	
		$V_{CC}=1.7V$	-	-	300	
Inputs Rise Time	$t_{R}$	V <sub>CC</sub> =2.7V	-	-	300	ns
		$V_{CC}=5.0V$	-	-	300	
		$V_{CC}=1.8V$	-	-	300	
Inputs Fall Time	$t_{\mathrm{F}}$	V <sub>CC</sub> =2.7V	-	-	300	ns
		$V_{CC}=5.0V$			100	
		$V_{CC}=1.8V$	0.6	1	1	
Stop Setup Time	$t_{\rm SU.STO}$	$V_{CC}=2.7V$	0.25	-	-	us
		$V_{CC}=5.0V$	0.25	-	),	
		$V_{CC}=1.8V$	50	-	ı	
Data Out Hold Time	$t_{\mathrm{DH}}$	$V_{CC}=2.7V$	50	-	ı	ns
		$V_{CC}=5.0V$	50	-	1	
		$V_{CC}=1.8V$	1.2	-	1	
WP pin Setup Time	$t_{SU.WP}$	$V_{CC}=2.7V$	0.6	-	-	us
		$V_{CC}=5.0V$	0.6	-	1	
		$V_{CC}=1.8V$	1.2	-	1	
WP pin Hold Time	$t_{\mathrm{HD.WP}}$	V <sub>CC</sub> =2.7V	0.6	-	1	us
		$V_{CC}=5.0V$	0.6	-	1	
		$V_{CC}=1.8V$	-	-	5	
Write Cycle Time	$t_{WR}$	V <sub>CC</sub> =2.7V	-	-	5	ms
		V <sub>CC</sub> =5.0V	-	-	5	
Dago	EDD	V <sub>CC</sub> =5V	2000000	_		Write cycles
Page mode	EDR	T <sub>amb</sub> =25°C	100 years	_	_	Data retention

Note: This parameter is ensured by characterization and is not 100% tested.

Address: Building B4,NO.777,Jianzhu Road,Binhu District,Wuxi City,Jiangsu Province 9/ 21 http://www.i-core. cn P.C.: 214072 VER: 2024-04-B2



Tab: 835-12-B5

### 4. Function Description

### 4.1. Device Operation

### 4.1.1 Data Input

The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 3). Data changes during SCL high periods will indicate a start or stop condition as defined below.





Figure 3

#### 4.1.2, Start Condition

A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see Figure 4).



#### 4.1.3 Stop Condition

A low-to-high transition of SDA with SCL high is a stop condition (see Figure 4). After a read sequence, the stop command will place EEPROM in a standby power mode

### 4.1.4、 Acknowledge (ACK)

All addresses and data words are serially transmitted to and from EEPROM in 8-bit words. It sends a low-level signal to acknowledge that it has received each word. This happens during the ninth clock cycle.

### 4.1.5 Standby Mode

The AiP24C256 features a standby mode which is enabled: (a) after a fresh power up, (b) after completing a self-time internal programming operation.



Tab: 835-12-B5

### 4.1.6. Soft Reset

After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps: (a) Create a start condition, (b) Clock nine cycles, and (c) create another start bit followed by stop bit condition, as shown below. The device is ready for the next communication after the above steps have been completed.

### 4.1.7 Bus Timing(see to Figure 5)





Figure 5

### 4.1.8 Write Cycle Timing(see to Figure 6)



Note: 1. Write cycle  $time(t_{wr})$  starts from the valid stop status of write sequence and to the end of the internal clear/write cycle.

Figure 6



Tab: 835-12-B5

### 4.1.9. Output Response(see to Figure 7)




Figure 7

### 4.2. Device Addressing

The AiP24C64 requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (see table below). The device address word consists of a mandatory one-zero sequence for the first four most-significant bits, as shown.

### **Table 1 Device Address**

MSB							LSB	
1	0	1	0	A2	A1	A0	R/W	Ī

The first four bits of the device address word are fixed to 1010. The next three bits are A2, A1, and A0 device address bits, they allow as many as eight devices on the same bus. These bits must compare to their corresponding hardwired input pins. The A2, A1, and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are floating.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low. Upon a compare of the device address, EEPROM will output a low-level signal. If a compare is not made, the device will return to a standby state(see table 2 and table 3).

**Table 2 First Word Address** 

MSB

_								
	X	B14	B13	B12	B11	B10	В9	В8

### **Table 3 Second Word Address**

							LSB
В7	В6	В5	B4	В3	B2	B1	В0



Tab: 835-12-B5

### 4.3、Write Operations

#### 4.3.1 Syte Write

The initialization of write operation requires device address, acknowledgment signal and two 8-bit data word addresses. Upon receipt of this address, EEPROM will respond with a low-level response again and then clock read the first 8-bit data word. After the receipt is finished, EEPROM will output a low-level response. The addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. And then EEPROM enters an internally timed write cycle( $t_{wr}$ ), all inputs are disabled during this write cycle and EEPROM will not respond until the write is complete (see Figure 8).




Figure 8

### 4.3.2 Page Write

The EEPROM of AiP24C256 is 64-byte page write. The initialization process of a page write is as same as a byte write, but the master does not send a stop condition after the first data word is clocked in. Instead, it will propagate the rest 63 bytes after the EEPROM receives 8-bit data and send one response. The EEPROM will send one low-level response after each data word is received. The microcontroller must terminate the page write sequence with a stop condition. (see Figure 9).




Figure 9

The internal lower six bits of the data word address are automatically incremented after the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at



Tab: 835-12-B5

the beginning of the same page. It means if more than 64 data words are transmitted to the EEPROM, the data word address will roll-over, and previous data will be overwritten.

#### 4.3.3 Acknowledge Polling

Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with low level, allowing the read or write sequence to continue.

### 4.3.4 Write Identification Page

This identification page (64 bytes) is an additional page that can be written and locked in read-only mode permanently. It is coded by writing an identification instruction. The write identification instruction uses the same protocol and format (format, memory) as page writing except for the following differences:

- Equipment type identifier = 1011b;
- When B10 must be "00", it doesn't matter what the highest bits B14 and B6 are.

The lowest bits B5, B0 define the byte address in the identification page. If the identification page is locked, the data byte propagated during the instruction to write the identification page is not acknowledged (i.e. NOACK).

### 4.3.5 Lock Identification Page

The lock identification page instruction permanently locks the identification page in the read-only mode. This instruction is similar to the write byte instruction, with the following specific conditions:

- Equipment type identifier = 1011b;
- Address bit B10 must be 1, and it doesn't matter how many other address bits are;
- This data byte must be equal to "XXXXXX1X" (X is 0 or 1).

### 4.4. Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: Current Address Read; Random Address Read and Sequential Read.

#### 4.4.1 Current Address Read

The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address roll-over during read is from the last byte of the last memory page to the first byte of the first page.

Once the device address and the read/write select bit(set to "1") are clocked in and the EEPROM sends response signal, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (see Figure 10).



Tab: 835-12-B5




Figure 10

### 4.4.2 Random Read

A Random Read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates the address counter by sending a device address(the read/write select bit is "1"). The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a low-level response but generates a following stop condition(see Figure 11).




Figure 11



Tab: 835-12-B5

### 4.4.3, Sequential Read

Sequential Reads are initiated by either a Current Address Read or a Random Address Read. After the microcontroller receives a data word, it responds with acknowledge. As long as the EEPROM receives acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll-over and the Sequential Read will continue. The Sequential Read operation is terminated when the microcontroller does not respond with a low-level response but does generate a following stop condition (see Figure 12)




Figure 12

### 4.4.4 Read Identification Page

This identification page (64 bytes) is an additional page that can be written and locked in read-only mode permanently. The identification page can be coded by reading an identification instruction. The write identification instruction uses the same protocol and format as the read command defined as the device identifier of 1011b. The most significant bits B14 and B6 are irrelevant, while the least significant bits B5 and B0 define the byte address in the identification page. The number of bytes read in the identification page must not exceed the page boundary. (For example, when reading the identification page from 10d, the number of bytes should be less than or equal to 54, because the boundary of the identification page is 64 bytes).

Address: Building B4,NO.777,Jianzhu Road,Binhu District,Wuxi City,Jiangsu Province

http://www.i-core.cn

P.C.: 214072


VER: 2024-04-B2



Tab: 835-12-B5

### 4.4.5 Read Lock State

The locked/unlocked state of the identification page can be checked by sending a specific truncation command to the device. If the identification page is not latched, the device returns an acknowledgement signal. Otherwise, it returns no response. As shown in figure 13.






Tab: 835-12-B5

### **5. P ackage Information**

### 5.1, DIP8




2023/12/A	Dimensions In Millimeters				
Symbol	Min	Max			
A	3.00	3.60			
b	0.36	0.56			
c	0.20	0.36			
D	9.00	9.45			
E	6.15	6.60			
e	2.54				
eA	7.62	9.30			
L	3.00				

Address: Building B4,NO.777,Jianzhu Road,Binhu District,Wuxi City,Jiangsu Province 18/21 http://www.i-core. cn P.C.: 214072 VER: 2024-04-B2




Tab: 835-12-B5

### 5.2, SOP8









Dimensions In Millimeters					
Min.	Max.				
1.35	1.80				
0.05	0.25				
1.25	1.55				
4.70	5.10				
5.80	6.30				
3.70	4.10				
0.306	0.51				
0.19	0.25				
1.2	27				
0.40	0.89				
0°	8°				
	Min.  1.35  0.05  1.25  4.70  5.80  3.70  0.306  0.19  1.20  1.20  1.20  1.20				





Tab: 835-12-B5

### **5.3、TSSOP8**











Tab: 835-12-B5

### 6, S tatements And Notes

### 6.1. The name and content of Hazardous substances or Elements in the product

	Hazardous substances or Elements									
Part name	Lead and lead compou nds	Mercur y and mercur y compo unds	Cadm ium and cadmi um comp ounds	Hexaval ent chromiu m compoun ds	Polybro minated biphenyl s	Polybro minate d biphen yl ethers	Dibutyl phthala te	Butylbe nzyl phthala te	Di-2-et hylhex yl phthala te	Diisobu tyl phthala te
Lead frame	0	0	0	0	0	0	0	0	0	0
Plastic resin	0	0	0	0	0	0	0	0	0	0
Chip	0	0	0	0	0	0	0	0	0	0
The lead	0	0	0	0	0	0	0	0	0	0
Plastic sheet installed	0	0	0	0	0	0	0	0	0	0
explanatio n	<ul> <li>Indicates that the content of hazardous substances or elements in the detection limit of the following the SJ/T11363-2006 standard.</li> <li>Indicates that the content of hazardous substances or elements exceeding the SJ/T11363-2006 Standard limit requirements.</li> </ul>									

#### **6.2**, Notes

We recommend you to read this chapter carefully before using this product.

The information in this chapter is provided for reference only and i-Core disclaims any express or implied warranties, including but not limited to applicability, special application or non-infringement of third party rights.

This product is not suitable for critical equipment such as life-saving, life-sustaining or safety equipment. It is also not suitable for applications that may result in personal injury, death, or serious property or environmental damage due to product malfunction or failure. I-Core will not be liable for any damages incurred by the customers at their own risk for such applications.

The customer is responsible for conducting all necessary tests i-Core's application to avoid failure in the application or the application of the customer's third party users. I-Core does not accept any liability.

The Company reserves the right to change or improve the information published in this chapter at any time. The information in this chapter are subject to change without notice. We recommend the customer to consult our sales staff before purchasing.

Please obtain related materials form i-Core's regular channels and we are not responsible for its content if it is provided by sources other than our company.

In case of any conflict between the Chinese and English version, the version is subject to the Chinese one.